verilog-wishbone-master.zip

101.09KB

12 需要积分: 1

立即下载

资源介绍:

# Verilog Wishbone Components Readme For more information and updates: http://alexforencich.com/wiki/en/verilog/wishbone/start GitHub repository: https://github.com/alexforencich/verilog-wishbone ## Introduction Collection of Wishbone bus components. Most components are fully parametrizable in interface widths. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. ## Documentation ### arbiter module General-purpose parametrizable arbiter. Supports priority and round-robin arbitration. Supports blocking until request release or acknowledge. ### axis_wb_master module AXI Stream Wishbone master. Intended to be used to bridge a streaming or packet-based protocol (serial, ethernet, etc.) to a Wishbone bus. ### priority_encoder module Parametrizable priority encoder. ### wb_adapter module Width adapter module to bridge wishbone buses of differing widths. The module is parametrizable, but their are certain restrictions. First, the bus word widths must be identical (same data bus width per select line). Second, the bus widths must be related by an integer multiple (e.g. 2 words and 6 words, but not 4 words and 6 words). ### wb_arbiter_N module Parametrizable arbiter module to enable sharing between multiple masters. Can be generated with arbitrary port counts with wb_arbiter.py. ### wb_async_reg module Asynchronous register module for clock domain crossing with parametrizable data and address interface widths. Uses internal synchronization to pass wishbone bus cycles across clock domain boundaries. ### wb_dp_ram module Dual-port, dual-clock RAM with parametrizable data and address interface widths. ### wb_mux_N module Wishbone multiplexer with parametrizable data and address interface widths. Can be generated with arbitrary port counts with wb_mux.py. ### wb_ram module RAM with parametrizable data and address interface widths. ### wb_reg module Synchronous register with parametrizable data and address interface widths. Registers all wishbone signals. Used to improve timing for long routes. ### Source Files arbiter.v : General-purpose parametrizable arbiter axis_wb_master.v : AXI Stream Wishbone master priority_encoder.v : Parametrizable priority encoder wb_adapter.v : Parametrizable bus width adapter wb_arbiter.py : Arbiter generator wb_arbiter_2.py : 2 port WB arbiter wb_async_reg.v : Asynchronous register wb_dp_ram.v : Dual port RAM wb_mux.py : WB mux generator wb_mux_2.v : 2 port WB mux wb_ram.v : Single port RAM wb_reg.v : Register ## Testing Running the included testbenches requires MyHDL and Icarus Verilog. Make sure that myhdl.vpi is installed properly for cosimulation to work correctly. The testbenches can be run with a Python test runner like nose or py.test, or the individual test scripts can be run with python directly. ### Testbench Files tb/axis_ep.py : MyHDL AXI Stream endpoints tb/wb.py : MyHDL Wishbone master model and RAM model

资源文件列表:

verilog-wishbone-master.zip 大约有58个文件

verilog-wishbone-master/
verilog-wishbone-master/.gitignore 33B
verilog-wishbone-master/.travis.yml 443B
verilog-wishbone-master/AUTHORS 40B
verilog-wishbone-master/COPYING 1.04KB
verilog-wishbone-master/README 9B
verilog-wishbone-master/README.md 3.14KB
verilog-wishbone-master/rtl/
verilog-wishbone-master/rtl/arbiter.v 4.87KB
verilog-wishbone-master/rtl/axis_wb_master.v 21.63KB
verilog-wishbone-master/rtl/priority_encoder.v 3.13KB
verilog-wishbone-master/rtl/wb_adapter.v 14.17KB
verilog-wishbone-master/rtl/wb_arbiter.py 5.95KB
verilog-wishbone-master/rtl/wb_arbiter_2.v 5.49KB
verilog-wishbone-master/rtl/wb_async_reg.v 7.61KB
verilog-wishbone-master/rtl/wb_dp_ram.v 4.7KB
verilog-wishbone-master/rtl/wb_mux.py 5.82KB
verilog-wishbone-master/rtl/wb_mux_2.v 5.31KB
verilog-wishbone-master/rtl/wb_ram.v 3.34KB
verilog-wishbone-master/rtl/wb_reg.v 4.86KB
verilog-wishbone-master/tb/
verilog-wishbone-master/tb/axis_ep.py 17.2KB
verilog-wishbone-master/tb/test_arbiter.py 4.24KB
verilog-wishbone-master/tb/test_arbiter.v 2.21KB
verilog-wishbone-master/tb/test_arbiter_rr.py 5.53KB
verilog-wishbone-master/tb/test_arbiter_rr.v 2.22KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32.py 10.58KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32.v 4.1KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32_16.py 10.63KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32_16.v 4.09KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32_imp.py 10.41KB
verilog-wishbone-master/tb/test_axis_wb_master_8_32_imp.v 4.11KB
verilog-wishbone-master/tb/test_priority_encoder.py 3.27KB
verilog-wishbone-master/tb/test_priority_encoder.v 2.01KB
verilog-wishbone-master/tb/test_wb.py 8.05KB
verilog-wishbone-master/tb/test_wb_16.py 8.05KB
verilog-wishbone-master/tb/test_wb_adapter_16_32.py 6.6KB
verilog-wishbone-master/tb/test_wb_adapter_16_32.v 3.27KB
verilog-wishbone-master/tb/test_wb_adapter_32_16.py 6.6KB
verilog-wishbone-master/tb/test_wb_adapter_32_16.v 3.27KB
verilog-wishbone-master/tb/test_wb_adapter_32_8.py 6.6KB
verilog-wishbone-master/tb/test_wb_adapter_32_8.v 3.26KB
verilog-wishbone-master/tb/test_wb_adapter_8_32.py 6.6KB
verilog-wishbone-master/tb/test_wb_adapter_8_32.v 3.26KB
verilog-wishbone-master/tb/test_wb_arbiter_2.py 8.45KB
verilog-wishbone-master/tb/test_wb_arbiter_2.v 4.02KB
verilog-wishbone-master/tb/test_wb_async_reg.py 6.87KB
verilog-wishbone-master/tb/test_wb_async_reg.v 3.22KB
verilog-wishbone-master/tb/test_wb_dp_ram.py 7.37KB
verilog-wishbone-master/tb/test_wb_dp_ram.v 2.77KB
verilog-wishbone-master/tb/test_wb_mux_2.py 7.42KB
verilog-wishbone-master/tb/test_wb_mux_2.v 4.38KB
verilog-wishbone-master/tb/test_wb_ram.py 4.17KB
verilog-wishbone-master/tb/test_wb_ram.v 2.1KB
verilog-wishbone-master/tb/test_wb_ram_model.py 7.45KB
verilog-wishbone-master/tb/test_wb_reg.py 6.48KB
verilog-wishbone-master/tb/test_wb_reg.v 3.05KB
verilog-wishbone-master/tb/wb.py 14.99KB